

# Claims

- [c1] 1.A vertical dynamic random access memory (DRAM) comprising:
- a substrate comprising at least a deep trench having an upper trench portion and a lower trench portion;
  - a trench capacitor located in the lower trench portion;
  - a source–isolation oxide layer located on the trench capacitor; and
  - a vertical transistor located on the source–isolation oxide layer, the vertical transistor comprising:
    - an annular source set in the substrate next to the source–isolation oxide layer, the annular source being electrically connected to the trench capacitor;
    - a gate conductive layer filling the upper trench portion and electrically connected to a first contact plug;
    - a cylindrical gate dielectric layer located on a surface of a sidewall of the upper trench portion and circularly encompassing the gate conductive layer; and
    - an annular drain circularly encompassing the deep trench near a surface of the substrate, the annular drain being electrically connected to a second contact plug.
- [c2] 2.The vertical DRAM of claim 1, wherein the trench ca–

capacitor comprises:

a storage node filling the lower trench portion and electrically connected to the annular source;

a capacitor dielectric layer encompassing the storage node; and

a buried plate located in the substrate in a side of the capacitor dielectric layer.

[c3] 3.The vertical DRAM of claim 2, wherein the buried plate surrounds a sidewall of the lower trench portion, and the capacitor dielectric layer is located on a surface of the sidewall of the lower trench portion so as to isolate the storage node and the buried plate.

[c4] 4.The vertical DRAM of claim 2, wherein the trench capacitor further comprises a buried strap for electrically connecting the annular source and the storage node.

[c5] 5.The vertical DRAM of claim 4, wherein the buried strap is an annular conductive strap located on the surface of the sidewall of the lower trench portion above the capacitor dielectric layer.

[c6] 6.The vertical DRAM of claim 1, wherein the vertical DRAM further comprises a conductive layer located on the gate conductive layer for electrically connecting the gate conductive layer and the first contact plug.

- [c7] 7.The vertical DRAM of claim 1, wherein the annular source is an ion diffusion area.
- [c8] 8.The vertical DRAM of claim 1, wherein the annular drain overlaps a heavily doped ion implantation area.
- [c9] 9.The vertical DRAM of claim 1, wherein the vertical DRAM further comprises a passivation layer covering the surface of the substrate and the transistor.
- [c10] 10.The vertical DRAM of claim 1, wherein the first and the second contact plug are electrically connected to a word line and a bit line respectively.
- [c11] 11.The vertical DRAM of claim 1, wherein the vertical DRAM further comprises a shallow trench isolation (STI) surrounding the annular source.